The investigation of the foundational aspects of linguistic mechanisms for programming long running transactions (such as the scope operator of WS-BPEL) has recently renewed the interest in process algebraic operators that interrupt the execution of one process, replacing it with another one called the compensation. We investigate the expressive power of two of such operators, the interrupt operator of CSP and the try-catch operator for exception handling. We consider two non Turing powerful fragments of CCS (without restriction and relabeling, but with either replication or recursion). We show that the addition of such operators strictly increases the expressive power of the calculi. The calculi with replication and either interrupt or try-catch turn out to be weakly Turing powerful (Turing Machines can be encoded but only nondeterministically). The calculus with recursion is weakly Turing powerful when extended with interrupt, but it is Turing complete (Turing Machine can be modeled deterministically) when extended with try-catch.
Introduction
The investigation of the foundational aspects of the so-called service composition languages (see, e.g., WS-BPEL [OAS03] and WS-CDL [W3C04] ) has recently attracted the attention of the concurrency theory community. In particular, one of the main novelties of such languages is concerned with primitives for programming long running transactions. These primitives permit, on the one hand, to interrupt processes when some unexpected failure occur and, on the other hand, to activate alternative processes responsible to compensate those activities that, even if completed, must be undone due to the failure of other related activities.
Several recent papers propose process calculi that include operators for process interruption and compensation. Just to mention a few, we recall StAC [BF04] , cJoin [BMM04] , cCSP [BHF03] , π t [BLZ03], SAGAS [BMM05] , web-pi [LZ05] , ORC [MC07] , SCC [BB + 06], COWS [LPT07] , and the Conversation Calculus [VCS08] . This huge amount of calculi, including process interruption and compensation as first-class operators, is the pragmatic proof that traditional basic process calculi (that do not include neither process interruption nor compensation) are not completely adequate when one wants to perform a formal investigation of long running transactions, or of fault and compensation handling in languages for service composition.
The aim of this paper is to formally investigate the expressiveness boundary between traditional process calculi and the mechanisms for process interruption and compensation. Instead of performing our investigation on yet another new calculus, we consider standard CCS [Mil89] extended with process interruption and compensation operators taken from the tradition of either process algebras or programming languages. Namely, we consider the interrupt operator of CSP [Hoa85] and the try-catch operator for exception handling from languages such as C++ or Java. The interrupt operator P Q executes P until Q executes its first action; when Q starts executing, the process P is definitely interrupted. The try-catch operator try P catch Q executes P , but if P performs a throw action it is definitely interrupted and Q is executed instead.
We have found these operators particularly useful because, even if very simple, they are expressive enough to model the typical operators for programming long running transactions. For instance, we can consider an operator scope x (P, F, C) corresponding to a simplified version of the scope construct of WS-BPEL. The meaning of this operator is as follows. The main activity P is executed. In case a fault is raised by P, its execution is interrupted and the fault handler F is activated. If the main activity P completes, but an outer scope fails and calls for the compensation of the scope x, the compensation handler C is executed.
If we assume that the main activity P communicates internal failure with the action throw 1 and completion with end, and the request for compensation corresponds with the action x, we can model the behaviour of scope x (P, F, C) with both the interrupt: Even if the two considered operators are apparently very similar, we prove an important expressiveness gap between them. More precisely, we consider two non Turing complete fragments of CCS, that we call CCS ! and CCS rec , corresponding to CCS without restriction and relabeling, but with replication or recursion, respectively. We have chosen these two language because, even if not Turing complete, they are expressive enough to model communicating processes (performing input and output operations as in standard service communication) with an infinite behaviour described by means of the two traditional operators of process algebras: recursion as in CCS [Mil89] or replication as in π-calculus [MPW92] . We extend these calculi with either the interrupt operator (obtaining the calculi that we call CCS ! and CCS rec , respectively) or the try-catch operator (obtaining CCS tc ! and CCS tc rec , respectively). We prove that the four obtained extensions are strictly more expressive than the two original basic calculi. The two extensions CCS ! and CCS tc ! of the calculus with replication, as well as the calculus CCS rec with recursion and interrupt, are weakly Turing powerful. By weakly Turing powerful, we mean that Turing Machines can be modeled but only in a nondeterministic manner, i.e., a Turing Machine terminates if and only if the corresponding modeling in the calculus has a terminating computation. On the other hand, the calculus CCS tc rec with recursion and try-catch is Turing complete as it permits also the deterministic modeling of Turing Machines.
In order to prove these results we investigate the decidability of convergence and termination in the considered calculi. By convergence we mean the existence of at least one terminating computation, by termination we mean that all computations terminate. For the weakly Turing powerful calculi, we first prove that convergence is undecidable showing the existence of a nondeterministic modeling of Random Access Machines (RAMs) [Min67] , a well known register based Turing complete formalism. Then, we prove that termination is decidable resorting to the theory of well structured transition systems [FS01] . The decidability of termination proves the impossibility to model deterministically any Turing powerful formalism. On the other hand, for the Turing complete calculi we present a deterministic modeling of RAMs.
The most significant technical contribution of this paper concerns the proof of decidability of termination in CCS rec . This because, while proving decidability of termination in CCS tc ! is done by resorting to the approach in [BGZ03] , proving termination in CCS rec requires introducing an order over terms with an unbounded nesting depth of the interrupt operators. For this reason we need to resort to a completely different technique which is based on devising a particular transformation of terms into trees (of unbounded depth) and considering an ordering on such trees. The particular transformation devised must be "tuned" in such a way that the ordering obtained is: from the one hand a well quasi ordering (and to prove this we exploit the Kruskal Tree theorem [Kru60] ), from the other hand strongly compatible with the operational semantics. Obtaining and proving the latter result is particularly intricate and it also requires us to slightly modify the operational semantics of the interruption operator in a termination preserving way and to technically introduce different kinds of trees on subterms and contexts in order to interpret transitions on trees.
The paper is structured as follows. In Section 2 we define the considered calculi. In Section 3 we show the undecidability of convergence in CCS ! and CCS tc ! (hence the same trivially holds also in CCS rec and CCS tc rec ). In Section 4 we show the undecidability of termination in CCS tc rec . Section 5 is dedicated to showing decidability of termination for CCS tc ! and CCS rec (hence the same trivially holds also for CCS ! ). In Section 6 we draw some conclusive remarks. Due to space limitation the proofs are omitted, the details are available in [BZ08] . 
The Calculi
We start considering the fragment of CCS [Mil89] without recursion, restriction, and relabeling (that we call finite core CCS or simply finite CCS). After we present the two infinite extensions with either replication or recursion, the new interrupt operator, and finally the try-catch operator.
Definition 1. (finite core CCS) Let N ame, ranged over by x, y, . . ., be a denumerable set of channel names. The class of finite core CCS processes is described by the following grammar:
The term 0 denotes the empty process while the term α.P has the ability to perform the action α (which is either the unobservable τ action or a synchronization on a channel x) and then behaves like P . Two forms of synchronization are available, the output x or the input x. The sum construct + is used to make a choice among the summands while parallel composition | is used to run parallel programs. We denote the process α.0 simply with α. For input and output actions α, i.e. α = τ , we write α for the complementary of α; that is, if α = x then α = x, if α = x then α = x. The channel names that occur in P are denoted with n(P ). The names in a label α, written n(α) is the set of names in α, i.e. the empty set if α = τ or the singleton {x} if α is either x or x. Table 1 contains the set of the transition rules for finite core CCS.
Definition 2. (CCS ! ) The class of CCS ! processes is defined by adding the production P ::= !α.P to the grammar of Definition 1.
The transition rule for replication is
We consider a guarded version of replication in which the replicated process is in prefix form. We make this simplification in order to have a finitely branching transition system, that allows us to apply directly the theory of well structured transition system in order to prove the decidability of termination. Nevertheless, the proof discussed in Section 5 can be extended also to general replication exploiting an auxiliary transition system which is finitely branching and termination equivalent to the initial transition system. This transition system can be obtained using standard techniques (see, e.g., [BGZ03, BGZ08] ).
Definition 3. (CCS rec ) We assume a denumerable set of process variables, ranged over by X. The class of CCS rec processes is defined by adding the productions P ::= X | recX.P to the grammar of Definition 1. In the process recX.P , recX is a binder for the process variable X and P is the scope of the binder. We consider (weakly) guarded recursion, i.e., in the process recX.P each occurrence of X (which is free in P ) occurs inside a subprocess of the form α.Q.
The transition rule for recursion is
where P {recX.P/X} denotes the process obtained by substituting recX.P for each free occurrence of X in P , i.e. each occurrence of X which is not inside the scope of a binder recX. Note that CCS ! is equivalent to a fragment of CCS rec . In fact, the replication operator !α.P of CCS ! is equivalent to the recursive process recX. α.(P |X) . We now introduce the extensions with the new process interruption operator.
Definition 4. (CCS ! and CCS rec ) The class of CCS ! and CCS rec processes is defined by adding the production P ::= P P to the grammars of Definition 2 and Definition 3, respectively.
The transition rules for the interrupt operator are
We complete the list of definitions of the considered calculi presenting the extensions with the new try-catch operator.
Definition 5. (CCS tc ! and CCS tc rec ) The class of CCS tc ! and CCS tc rec processes is defined by adding the productions P ::= try P catch P and α ::= throw to the grammars of Definition 2 and Definition 3, respectively. The new action throw is used to model the raising of an exception.
The transition rules for the try-catch operator are
We use i∈I P i to denote the parallel composition of the indexed processes P i , while we use n P to denote the parallel composition of n instances of the process P (if n = 0 then n P denotes the empty process 0).
In the following we will consider only closed processes, i.e. processes without free occurrences of process variables. Given a closed process Q, its internal runs Q −→ Q 1 −→ Q 2 −→ . . . are given by its reduction steps, (denoted with −→), i.e. by those transitions −→ that the process can perform in isolation, independently of the context. The internal transitions −→ correspond to the transitions labeled with τ , i.e. P −→ P iff P τ −→ P . We denote with −→ + the transitive closure of −→, while −→ * is the reflexive and transitive closure of −→.
A process Q is dead if there exists no Q such that Q −→ Q . We say that a process P converges if there exists P s.t. P −→ * P and P is dead. We say that P terminates if all its internal runs terminate, i.e. the process P cannot give rise to an infinite computation: formally, P terminates iff there exists no family {P i } i∈ I N , s.t. P 0 = P and P j −→ P j+1 for any j. Observe that process termination implies process convergence while the vice versa does not hold.
Undecidability of Convergence in CCS ! and CCS tc

!
We prove that CCS ! and CCS tc ! are powerful enough to model, at least in a nondeterministic way, any Random Access Machine [SS63] (RAM), a well known register based Turing powerful formalism.
A RAM (denoted in the following with R) is a computational model composed of a finite set of registers r 1 , . . . , r n , that can hold arbitrary large natural numbers, and by a program composed by indexed instructions (1 : I 1 ), . . . , (m : I m ), that is a sequence of simple numbered instructions, like arithmetical operations (on the contents of registers) or conditional jumps. An internal state of a RAM is given by (i, c 1 , . . . , c n ) where i is the program counter indicating the next instruction to be executed, and c 1 , . . . , c n are the current contents of the registers r 1 , . . . , r n , respectively. Given a configuration (i, c 1 , . . . , c n ), its computation proceeds by executing the instructions in sequence, unless a jump instruction is encountered. The execution stops when an instruction number higher than the length of the program is reached. Note that the computation of the RAM proceeds deterministically (it does not exhibit non-deterministic behaviors).
Without loss of generality, we assume that the registers contain the value 0 at the beginning and at the end of the computation. In other words, the initial configuration is (1, 0, . . . , 0) and, if the RAM terminates, the final configuration is (i, 0, . . . , 0) with i > m (i.e. the instruction I i is undefined). More formally, we indicate by (i, c 1 , . . . , c n ) → R (i , c 1 , . . . , c n ) the fact that the configuration of the RAM R changes from (i, c 1 , . . . , c n ) to (i , c 1 , . . . , c n ) after the execution of the i-th instruction (→ * R is the reflexive and transitive closure of → R ). In [Min67] it is shown that the following two instructions are sufficient to model every recursive function:
-(i : Succ(r j )): adds 1 to the contents of register r j ; -(i : DecJump(r j , s)): if the contents of register r j is not zero, then decreases it by 1 and go to the next instruction, otherwise jumps to instruction s.
Our encoding is nondeterministic because it introduces computations which do not follow the expected behavior of the modeled RAM. However, all these computations are infinite. This ensures that, given a RAM, its modeling has a terminating computation if and only if the RAM terminates. This proves that convergence is undecidable.
In this section and in the next one devoted to the proof of the undecidability results, we reason up to a structural congruence ≡ in order to rearrange the order of parallel composed processes and to abstract away from the terminated processes 0. We define ≡ as the least congruence relation satisfying the usual axioms P |Q ≡ Q|P , P |(Q|R) ≡ (P |Q)|R, and P |0 ≡ P .
Let R be a RAM with registers r 1 , . . . , r n , and instructions (1 : I 1 ), . . . , (m : I m ). We model separately registers and instructions.
The program counter is modeled with a message p i indicating that the i-th instruction is the next to be executed. For each 1 ≤ i ≤ m, we model the i-th instruction (i : I i ) of R with a process which is guarded by an input operation p i . Once activated, the instruction performs its operation on the registers and then updates the program counter by producing p i+1 (or p s in case of jump).
Formally, for any 1 ≤ i ≤ m, the instruction (i :
] which is a shorthand notation for the following processes:
It is worth noting that every time an increment operation is performed, a process loop is spawned. This process will be removed by a corresponding decrement operation. The modeling of the DecJump(r j , s) instruction internally decides whether to decrement or to test for zero the register.
In case of decrement, if the register is empty the instruction deadlocks because the register cannot be actually decremented. Nevertheless, before trying to decrement the register a process loop is generated. As we will discuss in the following, the presence of this process prevents the encoding from converging. If the decrement operation is actually executed, two instances of process loop are removed, one instance corresponding to the one produced before the execution of the decrement, and one instance corresponding to a previous increment operation.
In case of test for zero, the corresponding register will have to be modified as we will discuss below. As this modification on the register requires the execution of several actions, the instruction waits for an acknowledgment before producing the new program counter p s .
We now show how to model the registers using either the interruption or the try-catch operators. In both cases we exploit the following idea. Every time the register r j is incremented, a dec j process is spawned which permits the subsequent execution of a corresponding decrement operation. In case of test for zero on the register r j , we will exploit either the interruption or the try-catch operators in order to remove all the active processes dec j , thus resetting the register. If the register is not empty when it is reset, the computation of the encoding does not reproduce the RAM computation any longer. Nevertheless, such "wrong" computation surely does not terminate, thus we can conclude that we faithfully model at least the terminating computations. Divergence in case of "wrong" reset is guaranteed by the fact that if the register is not empty, k instances of dec j processes are removed with k > 0, and k instances of the process loop (previously produced by the corresponding k increment operations) will never be removed.
As discussed above, the presence of loop processes prevents the encoding from converging. This is guaranteed by considering, e.g., the following divergent process
Formally, we model each register r j , when it contains c j , with one of the following processes denoted with [[r j = c j ]] and [[r j = c j ]] tc :
It is worth observing that, when a test for zero is performed on the register r j , an output operation nr j is executed before sending the acknowledgment to the corresponding instruction. This action is used to activate a new instance of the process [[r j = 0]], as the process modeling the register r j is removed by the execution of either the interruption or the try-catch operators. The activation of new instances of the process modeling the registers is obtained simply considering, for each register r j , (one of) the two following processes
We are now able to define formally our encoding of RAMs as well as its properties.
Definition 6. Let R be a RAM with program instructions (1 : I 1 ), . . . , (m : I m ) and registers r 1 , . . . , r n . Let also Γ be either or tc. Given the configuration The following proposition states that every step of computation of a RAM can be mimicked by the corresponding encoding. On the other hand, the encoding could introduce additional computations. The proposition also states that all these added computations are infinite.
Proposition 1. Let R be a RAM with program instructions (1 : I 1 ), . . . , (m : I m ) and registers r 1 , . . . , r n . Let also Γ be either or tc. Given a configuration (i, c 1 , . . . , c n ) of R, we have that, if i > m and c j = 0 for each 1 ≤ j ≤ n, then [[(i, c 1 , . . . , c n )]] Γ R is a dead process, otherwise:
R then one of the following holds: This proves that convergence is undecidable in both CCS ! and CCS tc ! . As replication is a particular case of recursion, we have that the same undecidability result holds also for CCS rec and CCS tc rec .
Undecidability of Termination in CCS tc rec
In this section we prove that also termination is undecidable in CCS tc rec . This result follows from the existence of a deterministic encoding of RAMs satisfying the following stronger soundness property: a RAM terminates if and only if the corresponding encoding terminates.
The basic idea of the new modeling is to represent the number c j , stored in the register r j , with a process composed of c j nested try-catch operators. This approach can be adopted in CCS tc rec because standard recursion admits recursion in depth, while it was not applicable in CCS tc ! because replication supports only recursion in width. By recursion in width we mean that the recursively defined term can expand only in parallel as, for instance, in recX.(P |X) (corresponding to the replicated process !P ) where the variable X is an operand of the parallel composition operator. By recursion in depth, we mean that the recursively defined term expands also under other operators such as, for instance, in recX.(try (P |X) catch Q) (corresponding to an unbounded nesting of try-catch operators).
Let R be a RAM with registers r 1 , . . . , r n , and instructions (1 : I 1 ), . . . , (m : I m ). We start presenting the modeling of the instructions which is similar to the encoding presented in the previous section. Note that here the assumption on registers to all have value 0 in a terminating configuration is not needed. We encode each instruction (i : I i ) with the process [[(i : I i )]], which is a shorthand for the following process
As in the previous section, the program counter is modeled by the process p i which indicates that the next instruction to execute is (i : I i ). The process [[(i : I i )]] simply consumes the program counter process, then updates the registers (resp. performs a test for zero), and finally produces the new program counter process p i+1 (resp. p s ). Notice that in the case of a decrement operation, the instruction process waits for an acknowledgment before producing the new program counter process. This is necessary because the register decrement requires the execution of several operations.
The register r j , that we assume initially empty, is modeled by the process [[r j = 0]] which is a shorthand for the following process (to simplify the notation we use also the shorthand R j defined below)
The process [[r j = 0]] is able to react either to test for zero requests or increment operations. In the case of increment requests, a try-catch operator is activated. Inside this operator a recursive process is installed which reacts to either increment or decrement requests. In the case of an increment, an additional try-catch operator is activated (thus increasing the number of nested try-catch). In the case of a decrement, a failure is raised which removes the active try-catch operator (thus decreasing the number of nested try-catch) and emits the acknowledgment required by the instruction process. When the register returns to be empty, the outer recursion reactivates the initial behavior. Formally, we have that the register r j with contents c j > 0 is modeled by the following process composed of the nesting of c j try-catch operators
where R j is as defined above. We are now able to define formally the encoding of RAMs in CCS tc rec . Definition 7. Let R be a RAM with program instructions (1 : I 1 ), . . . , (m : I m ) and registers r 1 , . . . , r n . Given the configuration (i, c 1 , . . . , c n ) we define with
the encoding of the RAM R in CCS tc rec . The new encoding faithfully reproduces the behavior of a RAM as stated by the following proposition. In the following Proposition we use the notion of deterministic internal run defined as follows: an internal run P 0 −→ P 1 −→ . . . −→ P l is deterministic if for every process P i , with i < l, P i+1 is the unique process Q such that P i −→ Q.
Proposition 2. Let R be a RAM with program instructions (1 : I 1 ), . . . , (m : I m ) and registers r 1 , . . . , r n . Given a configuration (i, c 1 , . . . , c n ) of R, we have that, if i > m then [[(i, c 1 , . . . , c n )]] R is a dead process, otherwise: This proves that termination is undecidable in CCS tc rec .
Decidability of Termination in CCS tc ! and CCS rec
In the RAM encoding presented in the previous section natural numbers are represented by chains of nested try-catch operators, that are constructed by exploiting recursion. In this section we prove that both recursion and try-catch are strictly necessary. In fact, if we consider replication instead of recursion or the interrupt operator instead of the try-catch operator, termination turns out to be decidable. These results are based on the theory of well-structured transition systems [FS01] . We start recalling some basic definitions and results concerning wellstructured transition systems, that will be used in the following.
A quasi-ordering, also known as pre-order, is a reflexive and transitive relation.
Definition 8. A well-quasi-ordering (wqo) is a quasi-ordering ≤ over a set S such that, for any infinite sequence s 0 , s 1 , s 2 , . . . in S, there exist indexes i < j such that s i ≤ s j .
Transition systems can be formally defined as follows.
Definition 9. A transition system is a structure T S = (S, →), where S is a set of states and →⊆ S × S is a set of transitions. We write Succ(s) to denote the set {s ∈ S | s → s } of immediate successors of S. T S is finitely branching if all Succ(s) are finite.
Well-structured transition system, defined as follows, provide the key tool to decide properties of computations.
Definition 10. A well-structured transition system with strong compatibility is a transition system T S = (S, →), equipped with a quasi-ordering ≤ on S, such that the two following conditions hold:
1. well-quasi-ordering: ≤ is a well-quasi-ordering, and 2. strong compatibility: ≤ is (upward) compatible with →, i.e., for all s 1 ≤ t 1 and all transitions s 1 → s 2 , there exists a state t 2 such that t 1 → t 2 and s 2 ≤ t 2 .
In the following we use the notation (S, →, ≤) for transition systems equipped with a quasi-ordering ≤.
The following theorem (a special case of a result in [FS01] ) will be used to obtain our decidability results.
Theorem 1. Let (S, →, ≤) be a finitely branching, well-structured transition system with strong compatibility, decidable ≤ and computable Succ. The existence of an infinite computation starting from a state s ∈ S is decidable.
The proof of decidability of termination in CCS rec is not done on the original transition system, but on a termination equivalent one. The new transition system does not eliminate interrupt operators during the computation; in this way, the nesting of interrupt operators can only grow and do not shrink. As we will see, this transformation will be needed for proving that the ordering that we consider on processes is strongly compatible with the operational semantics. Formally, we define the new transition system Notice that the first of the above rules is as in Definition 4, while the second one is different because it does not remove the operator. As done for the standard transition system, we assume that the reductions −→ of the new semantics corresponds to the τ -labeled transitions τ −→. Also for the new semantics, we say that a process P terminates if and only if all its computations are finite, i.e. it cannot give rise to an infinite sequence of reductions −→.
Proposition 3. Let P ∈ CCS rec . Then P terminates according to the semantics −→ iff P terminates according to the new semantics −→.
We now separate in two subsections the proofs of decidability of termination in CCS tc ! and in CCS rec .
5.1 Termination is decidable in (CCS tc ! , −→) The proof for CCS tc ! is just a rephrasal of the proof of decidability of termination in CCS without relabeling and with replication instead of recursion reported in [BGZ08] .
We define for (CCS tc ! , −→) a quasi-ordering on processes which turns out to be a well-quasi-ordering compatible with −→. Thus, exploiting Theorem 1 we show that termination is decidable.
Definition 11. Let P ∈ CCS tc ! . With Deriv(P ) we denote the set of processes reachable from P with a sequence of reduction steps:
To define the wqo on processes we need the following structural congruence.
Definition 12. We define ≡ as the least congruence relation satisfying the following axioms:
P |Q ≡ Q|P P |(Q|R) ≡ (P |Q)|R P |0 ≡ P Now we are ready to define the quasi-ordering on processes:
Definition 13. Let P, Q ∈ CCS tc ! . We write P Q iff there exist n, P , R, P 1 , . . . , P n , Q 1 , . . . , Q n , S 1 , . . . , S n such that P ≡ P | n i=1 try P i catch S i , Q ≡ P |R| n i=1 try Q i catch S i , and P i Q i for i = 1, . . . , n.
Theorem 2. Let P ∈ CCS tc ! . Then the transition system (Deriv(P ), −→, ) is a finitely branching well-structured transition system with strong compatibility, decidable and computable Succ.
Corollary 3. Let P ∈ CCS tc ! . The termination of process P is decidable.
Termination is decidable in (CCS rec , −→)
According to the ordering defined in Definition 13, we have that P Q if Q has the same structure of nesting of try-catch operators and it is such that in each point of this nesting Q contains at least the same processes (plus some other processes in parallel). This is a well-quasi-ordering in the calculus with replication because, given P , it is possible to compute an upper bound to the number of nesting in any process in Deriv(P ). In the calculus with recursion this upper bound does not exist as recursion permits to generate nesting of unbounded depth (this e.g. is used in the deterministic RAM modeling of Section 4). For this reason, we need to move to a different ordering inspired by the ordering on trees used by Kruskal in [Kru60] . This allows us to use the Kruskal Tree theorem that states that the trees defined on a well quasi ordering is a well quasi ordering.
The remainder of this section is devoted to the definition of how to associate trees to processes of CCS rec , and how to extract from these trees an ordering for (CCS rec , −→) which turns out to be a wqo.
We take E to be the set of (open) terms of CCS rec and P to be the set of CCS rec processes, i.e. closed terms. P seq is the subset of P of terms P such that either P = 0 or P = α.P 1 or P = P 1 + P 2 or P = recX.P 1 , with P 1 , P 2 ∈ E. Let
Given a set E, we denote with E * the set of finite sequences of elements in E. We use ";" as a separator for elements of a set E when denoting a sequence w ∈ E * , to denote the empty sequence and len(w) to denote the length of a sequence w. Finally, we use w i do denote the i − th element in the sequence w (starting from 1) and e ∈ w to stand for e ∈ {w i | 1 ≤ i ≤ len(w)}.
Definition 14. Let P ∈ P. We define the flattened parallel components of P , F P AR(P ), as the sequence over P seq ∪ P int given by F P AR(P 1 |P 2 ) = F P AR(P 1 ); F P AR(P 2 ) F P AR(P ) = P if P ∈ P seq ∪ P int Given a sequence w ∈ E * we define the sequence w ∈ E * obtained by filtering w with respect to E ⊆ E as follows. For 1 ≤ i ≤ len(k), w i = w ki , where k ∈ {1, . . . , len(w)} * is such that k is strictly increasing, i.e. j > j implies k j > k j , and, for all h, w h ∈ E if and only if h ∈ k. In the following we call F IN T (P ) the sequence obtained by filtering F P AR(P ) with respect to P int and F SEQ(P ) the sequence obtained by filtering F P AR(P ) with respect to P seq .
In the following we map processes into ordered trees (with both a left to right ordering of children at every node and the usual son to father ordering).
Definition 15. A tree t over a set E is a partial function from I N * to E such that dom(t) is finite, is closed with respect to sequence prefixing and is such that n; m ∈ dom(t) and m ≤ m, with m ∈ I N, implies n; m ∈ dom(t).
Example 1. ( , l) ∈ t denotes that the root of the tree has label l ∈ E; (1; 2, l) ∈ t denotes that the second son of the first son of the root of the tree t has label l ∈ E.
Let P rint = { Q | Q ∈ P} be a set representing compensations.
Definition 16. Let P ∈ P. We define the tree of P , T REE(P ), as the minimal tree T REE(P ) over P * seq ∪P rint (and minimal auxiliary tree T REE odd (P ) over P * seq ∪ P rint , with P ∈ P int ) satisfying
Example 2. The tree of the process a + b| (recX.(a.X|c)) Q |c|((a|c) S) for some processes Q and S is {( , a+b; c), (1, Q), (1; 1, recX.(a.X|c)), (2, S), (2; 1 , a; c)}.
In the following, we define the ordering between processes by resorting to the ordering on trees used in [Kru60] applied to the particular trees obtained from processes by our transformation procedure. In particular, in order to do this we introduce the notion of injective function that strictly preserves order inside trees: a possible formal way to express homeomorphic embedding between trees, used in the Kruskal's theorem [Kru60] , that we take from [Sim85] .
Let t be a tree. We take ≤ t to be the ancestor pre-order relation inside t, defined by: n ≤ t m iff m is a prefix n (or m = n). Moreover, we take ∧ t to be the minimal common ancestor of a pair of nodes, i.e. n 1 ∧ t n 2 = min{ m| n 1 ≤ t m ∧ n 2 ≤ t m}.
Definition 17. We say that an injective function ϕ from dom(t) to dom(t ) strictly preserves order inside trees iff for every n, m ∈ dom(t) we have:
Definition 18. Let P, Q ∈ P. P Q iff there exists an injective function ϕ from dom(T REE(P )) to dom(T REE(Q)) such that ϕ strictly preserves order inside trees and for every n ∈ dom(ϕ):
either there exists R ∈ P such that T REE(P )( n) = T REE(Q)(ϕ( n)) = R or T REE(P )( n), T REE(Q)(ϕ( n)) ∈ P * seq and, if len(T REE(P )( n)) > 0, there exists an injective function f from {1, . . . , len(T REE(P )( n))} to {1, . . . , len(T REE(Q)(ϕ( n)))} such that for every i ∈ dom(f ):
Notice that is a quasi-ordering in that it is obviously reflexive and it is immediate to verify, taking into account the two conditions for the injective function in the definition above, that it is transitive.
We redefine on the transition system (CCS rec , −→) the function Deriv(P ) that associates to a process the set of its derivatives.
Definition 19. Let P ∈ CCS rec . With Deriv(P ) we denote the set of processes reachable from P with a sequence of reduction steps:
We are now ready to state our main result, that can be proved by contemporaneously exploiting Higman's Theorem on sequences [Hig52] and Kruskal's Theorem on trees [Kru60] .
Theorem 3. Let P ∈ CCS rec . Then the transition system (Deriv(P ), −→, ) is a finitely branching well-structured transition system with strong compatibility, decidable and computable Succ.
Corollary 4. Let P ∈ CCS rec . The termination of process P is decidable.
As replication is a particular case of recursion, we have that the same decidability result holds also for CCS ! .
Following a recent trend of research devoted to the investigation of the foundational properties of languages for service oriented computing by means of process calculi including mechanisms for process interruption and compensation (see, e.g., [BF04,BMM04,BHF03,BLZ03,BMM05,LZ05,MC07,BB + 06,LPT07,VCS08]), we have investigated the expressive power of two basic operators for process interruption and compensation taken from the tradition of either process algebras or programming languages. Namely, we have considered the interrupt operator of CSP [Hoa85] and the try-catch construct of languages such as C++ or Java.
We have formalized an expressiveness gap between the traditional inputoutput communication primitives of process algebras and the considered operators. Formally, we have proved that CCS [Mil89] without restriction and relabeling, and with replication instead of recursion (which is not Turing complete) turns out to be weakly Turing powerful when extended with the considered operators. On the other hand, the same fragment of CCS with recursion instead of replication (which is still non Turing complete) turns out to be weakly Turing powerful when extended with the interrupt operator, while it is Turing complete when extended with try-catch.
It is worth to compare the results proved in this paper with similar results presented in [BGZ03] . In that paper, the interplay between replication/recursion and restriction is studied: a fragment of CCS with restriction and replication is proved to be weakly Turing powerful, while the corresponding fragment with recursion is proved to be Turing complete. This result is similar to what we have proved about the interplay between replication/recursion and the try-catch operator. This proves a strong connection between restriction and try-catch, at least as far as the computational power is concerned. Intuitively, this follows from the fact that, similarly to restriction, the try-catch operator defines a new scope for the special throw action which is bound to a specific exception handler. On the contrary, the interrupt operator does not have the same computational power. In fact, the calculus with recursion and interrupt is only weakly Turing powerful. This follows from the fact that this operator does not provide a similar binding mechanism between the interrupt signals and the interruptible processes.
It is worth to compare our criterion for the evaluation of the expressive power with the criterion used by Palamidessi in [Pal03] to discriminate the expressive power of the synchronous and the asynchronous π-calculus. Namely, in that paper, it is proved that there exists no modular embedding of the synchronous into the asynchronous π-calculus that preserves any reasonable semantics. When we prove that termination (resp. convergence) is undecidable in one calculus while it is not in another one, we also prove that there exists no encoding (thus also no modular embedding) of the former calculus into the latter that preserves any semantics sensible to termination (resp. convergence). By semantics sensible to some property, we mean any semantics that distinguishes one process that satisfies the property from one process that does not. If we assume that the termination of one computation is observable (as done for instance in process calculi with explicit termination [BBR08]), we have that any reasonable seman-tics (according to the notion of reasonable semantics presented in [Pal03] ) is sensible to both termination and convergence.
We conclude by mentioning the investigation of the expressive power of the disrupt operator (similar to our interruption operator) done by Baeten and Bergstra in a technical report [BB00] . In that paper, a different notion of expressive power is considered: a calculus is more expressive than another one if it generates a larger set of transition systems. We consider a stronger notion of expressive power: a calculus is more expressive than another one if it supports a more faithful modeling of Turing complete formalisms.
